

A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS


**David D. Wentzloff and
Anantha P. Chandrakasan**

***Massachusetts Institute of Technology
Cambridge, MA***

ISSCC 2007

Motivation


- Low-data rate, energy-constrained apps.



Trend:
Data rate ▼
Energy/bit ▲


- Pulsed-UWB signaling inherently duty-cycled

TX and RX on only when a pulse is present




System Specifications

- PPM signaling with non-coherent receiver



- Three channel frequency plan



Self-mixing
receiver




Relaxed RF
tolerance




All-Digital
Transmitter

Pulse Generation Principle


- Use a tapped variable delay line and edge combiner to synthesize a pulse




Spectrum cSarbmIgin



Conventional PPM+BPSK




Spectrum cSarbmlgin



Randomly modulated PPM signals have spectral lines


PPM+Delay-Based BPSK scrambling eliminates tones in the main lobe

Proposed PPM+DB-BPSK




**DB-BPSK:
Minimal
Overhead**

Transmitter Block Diagram



Positive edge in ► one RF pulse out


Digital Delay Stage




Delay Line Calibration

Configure delay line as a ring oscillator


$$f_{\text{RING}} = f_{\text{RF}} / 32$$



8-bit control




Last current bit?




Delay Range and Accuracy

Simulated RF Output




Delay Range and Accuracy

Measured RF Output






Calibration Accuracy




Ring output is an accurate measure of pulse center frequency



30-Edge Combiner




RF Pad Driver



Stacked NMOS to reduce leakage




DB-BPSK Implementation




Per-stage delay is $\frac{1}{2}$ RF period

Mask values offset by 1 bit

DB-BPSK Pulses




PPM + DB-BPSK Spectrum




Measured Spectrum

3-Channel Spectrum




CH2 Gain Settings



Summary

Technology	90nm CMOS
Active Area	0.2x0.4mm ²
Modulation	PPM
Scrambling	DB-BPSK
Supply	1V
Leakage Power	96μW
Active E/pulse	37pJ/pulse
PRF Range	10kHz to 16.7MHz
Total E/bit	9.6nJ/bit to 43pJ/bit



- Energy consumed in sub- V_t leakage and CV^2
- Digital architecture practical for non-coherent RX

Acknowledgements – MARCO/DARPA Focus Center for Circuit & System Solutions (C2S2), National Science Foundation (NSF), and STMicroelectronics for chip fabrication