Analysis and Design of an Ultra-Low-Power Bluetooth Low-Energy Transmitter With Ring Oscillator-Based ADPLL and 4× Frequency Edge Combiner

Xing Chen, Student Member, IEEE, Jacob Breiholz, Farah B. Yahya, Christopher J. Lukas, Hun-Seok Kim, Member, IEEE, Benton H. Calhoun, Senior Member, IEEE, and David D. Wentzloff, Senior Member, IEEE

Abstract—In this paper, we present an all-digital ring oscillator (RO)-based Bluetooth low-energy (BLE) transmitter (TX) for ultra-low-power radios in short range Internet-of-Things (IoT) applications. The power consumption of state-of-the-art BLE TXs has been limited by the relatively power-hungry local oscillator (LO) due to the use of LC oscillators for superior phase noise (PN) performance. This paper addresses this issue by analyzing the PN limit of a BLE TX and proposes an RO-based solution for power and cost savings. The proposed transmitter features: 1) a wideband all-digital phase-locked loop (ADPLL) featuring an $f_{RF}/4$ RO, with an embedded 5-bit TDC; 2) a 4× frequency edge combiner to generate the 2.4-GHz signal; and 3) a switch-capacitor digital PA optimized for high efficiency at low transmit power levels. These not only help reduce the power consumption and improve PN performance but also enhance the TX efficiency for short range applications. The TX is prototyped in 40-nm CMOS, occupies an active area of 0.0166 mm², and consumes 486 µW in its low-power mode, while configured as a non-connectable advertiser. The TX has been validated by wirelessly communicating beacon messages to a mobile phone.

Index Terms—All-digital phase-locked loop (ADPLL) Bluetooth low-energy (BLE), Internet of Things (IoT), phase noise (PN), ring oscillator (RO), switch-capacitor digital power amplifier (SCDPA), transmitter, ultra-low-power (ULP).

I. INTRODUCTION

Because of its versatility and practicality, Bluetooth low energy (BLE) is becoming more popular as the wireless communication protocol for Internet-of-Things (IoT) applications [1]–[11]. The recently finalized Bluetooth 5.0 standard enables a faster data rate, more versatile advertising channel interactions, and an extended communication range [12].

Manuscript received September 5, 2018; revised November 17, 2018 and January 18, 2019; accepted January 18, 2019. Date of publication February 26, 2019; date of current version April 23, 2019. This work is supported by the National Science Foundation under Grant EEC-1160483. This work is supported by the National Science Foundation under Grant EEC-1160483. This paper was approved by Guest Editor Monia Hella. (Corresponding author: Xing Chen.)

X. Chen, H.-S. Kim, and D. D. Wentzloff are with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109 USA (e-mail: chenxing@umich.edu).

J. Breiholz, F. B. Yahya, C. J. Lukas, and B. H. Calhoun are with the Department of Electrical Engineering, University of Virginia, Charlottesville, VA 22903 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2019.2896404

which makes BLE radios more adaptive in IoT designs. However, state-of-the-art BLE designs still consume an average of 4–5 mW active power [1]–[6], while commercial BLE SoCs consume more than 10 mW, limiting battery life and placing a ceiling on their adoption into IoT devices. In applications that require extended battery life or self-powered operation via energy harvesting such as wireless body sensor networks (WBSNs), implantable medical devices, and disposable consumer electronics, BLE radios consume too much power to be adopted at a large scale. In such systems, ultra-low-power (ULP) radios with proprietary asymmetric communication protocols are used [13]–[17] to save power in the edge nodes while pushing all the computation and power into the base station. But these designs either suffer from a significantly lower data rate, more severe interference and multiple access issues, or an extra bulky aggregator. Thus, it is very beneficial to explore a way to further reduce the BLE radio’s power consumption, especially the BLE transmitter (TX), and enable a standard compatible asymmetrical communication with a sub-milliwave BLE TX in the edge nodes and fully compliant BLE transceivers in a cellphone or tablet as the base station. It will not only save a significant amount of power and extend the lifetime of IoT SoCs but could also help resolve the interference and base station issues in ULP wireless systems.

The bottleneck of further power reduction in BLE TX design mainly results from two building blocks: the local oscillator (LO) and the power amplifier (PA), which typically take more than 80% of the TX power consumption combined. Significant effort has been spent on the phase-locked loop (PLL) design for BLE [18]–[21]. Some state-of-the-art all-digital phase-locked loop (ADPLL) designs have successfully broke through the 1-mW barrier [19], [20]. But due to the use of LC voltage-controlled oscillators (LCVCO) which are implemented with on chip inductor whose quality factors are <20, power cannot be reduced further, no matter the performance, because oscillation cannot be sustained. A recent trend shows that more and more BLE designs prefer to use open-loop LCVCO designs with direct modulation [4], [10], since its phase noise (PN) performance is more than enough for BLE. In normal cases, the LO PN requirement
for a BLE TRX is determined by the receiver (RX) side due to the requirements in RX sensitivity, blockers, and reciprocal mixing, and it is always better to have a better PN. But for a BLE TX-only prioritized design, the PN limit for the LO has not been studied. This is especially true if this TX is in an asymmetric network where the RX LO in the “base station” is often overprovisioned with high PN tolerance.

This paper will address this issue by giving a detailed analysis between PN and system level specifications for a transmitter, using a similar method as in [22] and [23]. The relaxed PN limit for BLE TX will not only help bring down the TX power consumption to its physical limit but also increases flexibility in BLE circuit design based on the application emphasis. Based on the analysis, we propose the first-ever reported ring oscillator (RO)-based BLE TX [24], as shown in Fig. 1, with an ULP wideband type I ADPLL using a 32-phase $f_{RF}/4$ RO, which not only forms a 5-bit embedded TDC but also serves as a $4 \times$ frequency edge combiner. It reduces the PLL power and improves its PN at the same time. To further reduce PA power consumption, we utilize a switch-capacitor digital PA (SCDPA) [31] with a matching network optimized for low-power operation achieving a high efficiency. The BLE TX consumes 486 $\mu$W, while configured as a non-connectable advertiser, which is desirable for short-range TX-only beacon devices in an asymmetric BLE network. Its functionality has been validated by wirelessly communicating beacon messages to a mobile phone.

This paper is an extension of [24], and is organized as follows. Section II introduces the analysis and derivation of the PN limit for BLE TX. Section III discusses the system level design considerations. Section IV talks about detailed circuit design and tradeoffs to achieve low power and the required noise performance. Section V discusses the measurement results and the comparison to the state of the art. Finally, Section VI draws the conclusion.

II. PHASE NOISE ANALYSIS FOR BLE TX

The relationship among PN, period jitter, and instantaneous frequency variation has been well analyzed in [22] and [23]. Frequency error of an LO can be roughly calculated based on the integrated PN [25]. Since BLE is frequency modulated, it is beneficial to derive an intuitive relationship to link circuit level specs such as PN, and system level specs such as frequency deviation, and modulation index. Reference [22] analyzed it for FSK radios based on bit error rate (BER), but in BLE designs, the PN requirement needs to be more specific.

In a high SNR regime where the target communication range is within 1–2 m, PN is the dominant noise source. Flicker noise will contribute more in the slow-frequency drift, so its effect in random jitter and instantaneous frequency variation (IFV) is negligible in this analysis. The mean-squared value of period jitter and IFV is given by

$$\sigma^2 = f_0^4 \sigma^2$$  \hspace{1cm} (1)

where $\sigma_f$ and $\sigma_\tau$ represent the standard deviation of IFV and jitter and $f_0$ is the center frequency. Using the Wiener–Khinchine theorem [32], we can calculate the mean-squared jitter from the spectral density

$$\sigma^2 = \int_0^\infty S_\tau(f)df = \frac{1}{f_0^4} \int_0^\infty S_\phi(f) f^2 \text{sinc}^2 \left( \frac{\pi f}{f_0} \right) df$$  \hspace{1cm} (2)

where $S_\tau(f)$ and $S_\phi(f)$ are the power spectral densities (PSDs) of jitter and random phase, respectively. It can be further simplified as

$$\sigma^2 = \frac{2}{\pi f_0^4} \int_0^\infty \mathcal{L}(f) f^2 df \int_0^\infty \text{sinc}^2(x)dx$$  \hspace{1cm} (3)

where $\mathcal{L}(f)$ is the PN PSD. With only white noise taken into consideration, $\mathcal{L}(f) f^2$ is a constant. Thus, across the whole single-side band (SSB), the relation among period jitter, IFV,
and PN can be simplified as
\[ \sigma_t^2 = \frac{1}{f_0} \mathcal{L}(f) f^2 \]  
(4)
\[ \sigma_j^2 = f_0 \mathcal{L}(f) f^2. \]  
(5)

This is the classical link between jitter and PN, with a relation to IFV when noise in the whole SSB is considered. However, when it comes to the PN impact in radio circuit designs, we need to consider the noise filtering effect in the receiver. Assuming a brick wall filter in the RX with a bandwidth BW_{rx},

\[ \sigma_t^2 = \frac{2}{\pi f_0} \mathcal{L}(f) f^2 \int_0^{BW_{rx} f_0} \sin^2(x) dx. \]  
(6)

Since the RX bandwidth is much smaller than the carrier frequency, the integral of the squared sinc function can be approximated as

\[ \int_0^{BW_{rx} f_0} \sin^2(x) dx \approx \frac{2BW_{rx} \pi}{f_0} \approx \frac{2BW_{rx} \pi}{f_0}. \]  
(7)

Thus, with the RX filter, the relation among jitter, PN, and IFV can be modified as

\[ \sigma_t^2 = \frac{4BW_{rx} \mathcal{L}(f) f^2}{f_0^2} \]  
(8)
\[ \sigma_j^2 = 4BW_{rx} \mathcal{L}(f) f^2. \]  
(9)

This offers a simple intuition for circuit designers that once the RX filter BW is known, the PN spec at certain offset, say 1 MHz, can be calculated directly from the system level requirements for the frequency modulated signal.

Next, we consider the case where a PLL affects the PN noise shaping. When the PLL has a bandwidth BW_{pll}, and with all the PLL noise sources taken into account, the in-band PN can be approximated as a constant L_{in}. So (2) becomes

\[ \sigma_t^2 = \frac{2L_{in}}{f_0^2} \int_0^{BW_{pll} f_0} \frac{f_0^2}{\pi^2} \sin^2 \left( \frac{\pi f}{f_0} \right) df 
+ \frac{2L_{in}}{f_0^4} \int_0^{BW_{pll} f_0} \sin^2 \left( \frac{\pi f}{f_0} \right) df. \]  
(10)

Simplified as

\[ \sigma_t^2 = \frac{1}{2\pi^3 f_0^4} \left( \frac{2\pi BW_{PLL}}{f_0} - \sin \left( \frac{2\pi BW_{PLL}}{f_0} \right) \right) L_{in} \]  
(11)
\[ \sigma_j^2 = \frac{f_0^3}{2\pi^3} \left( \frac{2\pi BW_{PLL}}{f_0} - \sin \left( \frac{2\pi BW_{PLL}}{f_0} \right) \right) L_{in}. \]  
(12)

Note that (11) and (12) show that the larger the PLL bandwidth, the larger the jitter and IFV. That is because in these equations, the in-band PN is set as a constant, and larger bandwidth means a higher oscillator PN. On the other hand, larger bandwidth means lower L_{in} if the oscillator PN is preset. In PLL designs, the in-band PN is a more valuable spec than the oscillator spot PN at certain offset, since it also defines specs for other circuit blocks, which are also major PLL noise sources such as the reference, divider, TDC, and DAC. For the BW_{rx} < BW_{pll} case, the PN, jitter and IFV relations are shown as follows:

\[ \sigma_t^2 = \frac{1}{2\pi^3 f_0^4} \left( \frac{2\pi BW_{PLL}}{f_0} - \sin \left( \frac{2\pi BW_{PLL}}{f_0} \right) \right) L_{in} \]  
(13)
\[ \sigma_j^2 = \frac{f_0^3}{2\pi^3} \left( \frac{2\pi BW_{PLL}}{f_0} - \sin \left( \frac{2\pi BW_{PLL}}{f_0} \right) \right) L_{in}. \]  
(14)

This case is very useful for RO-based designs where RO PN is the dominant noise source for PLL design and it needs to be regulated with a wide PLL bandwidth.

The above derivations show the relationship among PN, jitter, and IFV with only white noise taken into consideration. Introducing a flicker noise corner in the model will make the theoretical approximation much more complicated with very limited model accuracy improvement. As in PLL regulated cases, the in-band PN floor is contributed by different noise sources such as the TDC, DAC, and reference, thus, a flat noise floor is a straightforward and quite accurate representation. In practical open loop LC oscillator-based designs, the slow-frequency drift due to flicker noise (<10 kHz within 1 ms) will be recalibrated before each data packet.

Comparing this to the simple integral format, even though seemingly more complicated, it offers a more intuitive link between spot/in-band PN to a system level spec in frequency modulated radios. This is because the 6σ_j of the
IFV is approximately the peak-to-peak frequency error, and spot/in-band PN is a direct indicator of oscillator/PLL design. For example, as shown in Fig. 2(a), BLE requires a >370 kHz minimum frequency difference for a ±250 k frequency deviation. Therefore, a $3\sigma_f < 65$ kHz can be used to define the PN spec (40 kHz for GFSK but in the noise limited region, Gaussian shaping would not effectively improve the spectrum efficiency). Comparing the open loop oscillator and PLL regulated case of (9) and (11) when the PLL BW and RX BW are set to 100 kHz and 2 MHz, Fig. 2(a) shows that the resulting IFV is comparable and leaves a big margin to the 65-kHz BLE requirement using LCVCO, which indicates an over-design in the LO noise-power penalty. Fig. 2(b) further shows that with a wide band PLL to suppress the in-band PN, an ULP RO could also achieve the target. So in order to achieve the targeted LO performance, while balancing the power consumption between the oscillator and the PLL controller, and achieving the lowest overall power consumption of the LO, we propose to utilize a $-80$ dBc/Hz RO at 1 MHz offset with a 5 MHz bandwidth PLL to verify the above analysis. The overall LO power is below $400\,\mu W$, while the RO itself is kept below $100\,\mu W$.

III. SYSTEM LEVEL ANALYSIS FOR THE PROPOSED RO-BASED BLE TRANSMITTER

A. Proposed ADPLL Architecture

In order to achieve the target PN using a noisy RO rather than the generally used LCVCO, the PLL design for the BLE transmitter is critical. Even though the major noise source is the VCO PN, other building blocks also need to be carefully dealt with, especially for low-power designs. Fig. 3 shows four different architectures of the TDC-based ADPLLs. The divider-based ADPLL [26] shown in Fig. 3(a) needs a relatively high-power divider and suffers from divider noise folding as well as reference noise upconversion. For fractional operation, an extra delta–sigma modulator (DSM) is needed for the divider. Thus, this is a relatively a power hungry choice. The divider-less ADPLL [27] shown in Fig. 3(b) directly uses a TDC to generate the fractional error. This architecture effectively removes the noise contributed from the divider and the DSM but a TDC running at RF frequency consumes a significant amount of power as well, let alone an extra normalization circuit. Advanced designs [18], [19] in this architecture effectively reduce the TDC power consumption while maintain an excellent noise performance by introducing the DTC and snapshot circuit, but the timing misalignment and non-linearity of the DTC and TDC will introduce spurs. The pre-calibration circuit will result in extra power consumption, thus, making it hard for further power reduction. As for the architecture shown in Fig. 3(c) with an embedded TDC [28], the power is saved by removing the explicit TDC and the normalization circuit. However, the TDC resolution is limited by the number of RO stages at high frequency, which will result in a relatively high in-band PN for high-frequency applications.

Fig. 3(d) shows the simplified block diagram of the proposed ADPLL to address the above issues. The detailed block diagram is already shown in Fig. 1. To achieve the targeted frequency variation error with the RO, a 5-MHz bandwidth ADPLL for aggressive in-band PN suppression is implemented. It features a fast settling time and direct reference
phase modulation at the frequency control word (FCW) since the PLL BW is much larger than the modulation BW. The BW is programmable by changing the loop filter gain through a SPI interface, as shown in Fig. 1. Several techniques are used to save the PLL power and enhance its in-band PN at the same time. The RO is designed at a frequency of $f_{RF}/4$ and implemented with a 16-stage pseudo-differential architecture with 32 phases directly used as an embedded TDC. Its phases are also used in a windowed edge combiner (EC) for $4 \times$ frequency multiplication to produce the 2.4-GHz RF frequency. The lower frequency RO further saves the power of the counter in the PLL as it not only reduces the operating frequency but also the number of counter stages. It prevents the noise folding effect from happening in the divider-based PLL, thus improving in-band PN performance. At the same time, the high-power explicit TDC and its delay normalization circuits are also saved, and the TDC performance can be relaxed by dealing with the same amount of jitter at a lower frequency while maintaining the same resolution. The low-frequency embedded TDC with extra edge combiner design consumes around 60 $\mu$W less power in total compared to the normal frequency PLL design from simulation, and it can maintain the low flicker noise corner from the low-frequency RO, which will again, enhance the in-band PN [29]. However, extra deterministic jitter will be introduced because of the mismatches in the different paths of the EC, as modeled in Fig. 4. Due to periodical phase shifts, the EC will also introduce spurs at $\pm f_{RF}/4$ off the center frequency. Its negative effect will be analyzed in more detail in B.

### B. Noise Analysis With the Edge Combiner

Major noise sources are modeled for the PLL, as shown in Fig. 4, including reference noise, TDC noise, DAC noise, and RO PN. The PLL is designed to achieve a 5-MHz BW with a $-85$ dBc/Hz in-band PN after edge combining. In this design, the in-band PN is dominated by both the RO and TDC. The TDC noise floor is around $-100$ dBc/Hz with the 5-bit resolution at quarter RF frequency, which is comparable to the in-band PN of the quarter frequency RO, as shown in Fig. 5(a). Ideally, the relative noise floor difference between RO and TDC are the same with or without the quadruple effect. However, since the absolute delay offset due to layout mismatch, loading variation and RO jitter are the same, the actual TDC noise floor is slightly enhanced in the quarter frequency RO architecture due to the larger VCO period

$$L_{TDC} = \frac{2(\pi)^2}{T_v^2} \left[ \frac{r_{ref}^2}{12} + \frac{A_M^2}{3} + \frac{2}{\pi} \sigma_t^2 \right] \frac{1}{f_{REF}} \quad (15)$$
where \( t_{\text{roc}} \) and \( T_v \) is the TDC delay and the VCO period, and \( \Delta_M \) correspond to the average mismatch. Here, the mismatch is assumed as uniformly distributed, and for the embedded TDC, the jitter on the TDC edges follows the Gaussian distribution of the RO output. Since the delay, jitter, and average mismatch are not correlated, the actual TDC noise floor with and without quarter frequency multiplication are shown in Fig. 5(a), assuming a 10-ps rms jitter for the RO at 2.4 GHz. After frequency multiplication, the in-band PN at 2.4-GHz output is slightly improved compared to a normal frequency embedded TDC as a reference (edge combined PN versus 2.4G RO w/3b-TDC PN). The DAC resolution is restricted by the modulation, thus, the DAC noise floor is pretty low. Because of the divider-less nature of this design, its noise would not be upconverted as a problem. 

The edge combiner, due to loading mismatch, will add a certain delay “D” for each path. Thus, the variance of the timing uncertainty from one path is

\[
\sigma_{\text{EC}} = \frac{(D)^2}{12}. \tag{16}
\]

In the worst case, there will be three phases with positive delay and one phase with negative delay, or vice versa. Thus, the worst case delay is 3-D in (16). The phase uncertainty is

\[
\sigma_{\phi_{\text{EC}}} = \frac{2\pi \sigma_{\text{EC}}}{T_v}. \tag{17}
\]

So the worst case PN introduced by the EC is

\[
\mathcal{L}_{\text{EC}} = \frac{(2\pi)^2 (3 - D)^2}{12} \frac{1}{T_v^2 f_V}. \tag{18}
\]

It shows that the EC will add an extra non-filtered noise floor in the overall PN output due to the path delay from layout mismatch. But in practice its level is relatively low compared to other noise sources unless the farout PN is of concern. Monte Carlo simulations for the EC show that the average delay offset is around 1.5 ps, and 1.7 ps calculated from indirect open loop PN measurement, which translates into an EC added noise floor of around \(-125\) dBC/Hz. Thus, the EC noise basically does not contribute to the in-band PN. The far out PN floor discrepancies between simulation and measurement results shown in Fig. 5(b) and (c) are mainly due to the instrumental noise.

From a time-domain perspective, the EC-introduced jitter is much smaller than, and not correlated with, the random jitter from the high-PN RO. The windowed EC would not affect the overall RF performance in the random noise region. In this...
design, in order to balance the phases offset and improve the EC spur performance, dummies are added to each RO phase output and the layout of the RO has been carefully designed with symmetry. Furthermore, extra loadings were added to each phase output after PEX extraction. Fig. 5(b) shows the simulated PLL noise performance versus the model from the above analysis, and Fig. 5(c) shows the measured PN of the proposed ADPLL. The PN performance corresponds to a 68.1 kHz $3\sigma_f$, which is close to the target design. The spur level is equal to $20\log\left(\frac{t}{T_v}\right)$ according to [30] and [33], where $t$ is the average delay mismatch associated with each combined output phase. The average phase delay offset improves from 2.95 to 1.5 ps in simulation due to the loading calibration in the layout, improving the spur from $-43$ to $-49$dBc. With this $f_{RF}/4$ RO and edge combiner architecture as well as the 5b embedded TDC, the PLL controller’s power consumption is 253 $\mu$W in a 40 nm technology.

IV. CIRCUIT IMPLEMENTATION

A. Ring Oscillator

The detailed circuit design of the 16-stage pseudo-differential RO is shown in Fig. 6. All the 32 phases are buffered out and directly sampled by 32 D flip-flops at the reference clock as an embedded TDC [28] without extra delay lines. Then the 32b outputs are encoded to form a 5b binary output as a fractional phase error sampler. One phase output is sent to the counter for integer phase error calculation, while the rest phases are connected to dummies for a balanced output to minimize the TDC DNL. On the other hand, all phases are also buffered out to an edge selection circuit, where 24 of them are arranged and fed to the edge combiner while the other eight phases are connected to dummies too. The RO cell is implemented with two inverter stages for each cell and NMOS-only cross couple pairs rather than cross coupled inverters for minimized loading. Each cell has six buffered outputs for TDC, EC, and counter (or dummies). This helps achieve the best balance among speed, PN, and power efficiency for the RO.

B. Current Steering DAC

The current steering DAC for digital RO tuning is shown in Fig. 7. The DAC is one of the most important circuit blocks for the PLL noise performance since supply and bias noise are critical to RO-based designs. Since the PLL BW is very large for in-band PN suppression and direct reference phase modulation, the decap on the virtual VDD of the RO has to be fairly small to keep the PLL loop stable, thus plenty of noise from the supply and the bias network will pass through.
To deal with this, the coarse DAC bank is designed at the edge of the triode region to minimize the noise gain while the medium and fine DAC banks are designed in the saturation region to keep the required tuning linearity while the PLL is locked. Additional large decaps are added to the gate of the DAC cells to filter the accumulated supply and bias noise. The medium and fine current steering DACs are 6b each that covers 70 MHz range with approximately 20-kHz LSB tuning step for the RO and the coarse DAC is 4b and can cover up to 300 MHz.

### C. Edge Combiner

Fig. 8 shows the windowed edge combiner. In the 24 phases of the RO input, six phases are used for each rising and falling edge to be combined, in which the two windows are spaced by four RO delays and the window width is five delays to ensure all selected phases pass through in different PVT corners. Tristate gates are used to pass the selected phase and buffer the interference from other phases. The timing diagram for edge combining is shown in Fig. 8. In this design, the EC consumes just 20 $\mu$W from simulation and its added jitter is much smaller than the RO jitter itself, keeping the RF output in the random noise region. In applications where the EC jitter is comparable to the oscillator jitter, then it cannot be treated as working in the random noise region for frequency multiplication. Power has to be traded off for mismatch in the EC circuit design according to system requirement.

### D. Switched-Capacitor Digital PA

A class-D SCDPA [31] is utilized in this design due to its robustness, low cost and great performance in efficiency. Compared to other switching PAs, even though the class-D does not possess the highest efficiency, it is more robust and less susceptible to driving transistor parasitics, PVT variations and matching, and with the supply sensitive RO implementation in the LO, class D is more reliable due to its relatively low output swing. As there is no on-chip resonant component, it is more suitable for low cost fully integrated solutions and

## Table I

**Performance Summary and Comparison With the State of the Art**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (nm)</td>
<td>40</td>
<td>55</td>
<td>40</td>
<td>40</td>
<td>28</td>
<td>28</td>
</tr>
<tr>
<td>LO Architecture</td>
<td>RO + ADPLL</td>
<td>LC + analog PLL</td>
<td>LC + ADPLL</td>
<td>LC + analog PLL</td>
<td>LC + ADPLL</td>
<td>LC + analog PLL</td>
</tr>
<tr>
<td>Supply voltage (V)</td>
<td>0.6-0.9</td>
<td>0.9-3.3</td>
<td>1</td>
<td>1.1</td>
<td>0.5/1</td>
<td>0.2</td>
</tr>
<tr>
<td>PLL REF frequency (MHz)</td>
<td>37.5</td>
<td>16</td>
<td>32</td>
<td>32</td>
<td>5/40</td>
<td>1</td>
</tr>
<tr>
<td>PLL settling time (μs)</td>
<td>0.4</td>
<td>15</td>
<td>15</td>
<td>N/A</td>
<td>14</td>
<td>N/A</td>
</tr>
<tr>
<td>PLL In-band PN (dBc/Hz)</td>
<td>-85</td>
<td>N/A</td>
<td>-90</td>
<td>N/A</td>
<td>-92/-101</td>
<td>-80</td>
</tr>
<tr>
<td>PLL FoM</td>
<td>-208.5</td>
<td>N/A</td>
<td>-220.9</td>
<td>N/A</td>
<td>-231.6</td>
<td>-227.2</td>
</tr>
<tr>
<td>Max output power (dBm)</td>
<td>@0.6V</td>
<td>@0.9V</td>
<td>0</td>
<td>-2/1</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>-9.4</td>
<td>-3.3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max PA efficiency</td>
<td>41%*</td>
<td>30%</td>
<td>25%</td>
<td>&lt;30%</td>
<td>41%</td>
<td>32%</td>
</tr>
<tr>
<td>TX Power consumption</td>
<td>0.49mW</td>
<td>1.55mW</td>
<td>10.1mW</td>
<td>4.2mW</td>
<td>7.7mW</td>
<td>4.4mW</td>
</tr>
<tr>
<td>@-19dBm</td>
<td>@-3dBm</td>
<td>@0dBm</td>
<td>@-2dBm</td>
<td>@0dBm</td>
<td>@0dBm</td>
<td>@-3dBm</td>
</tr>
<tr>
<td>TX max efficiency</td>
<td>32% @-3dBm</td>
<td>15%</td>
<td>10%</td>
<td>13%</td>
<td>36%</td>
<td>25%</td>
</tr>
<tr>
<td>Core Area (mm²)</td>
<td>0.0166</td>
<td>0.6***</td>
<td>0.6***</td>
<td>0.6***</td>
<td>0.65</td>
<td>0.53</td>
</tr>
<tr>
<td>FSK error</td>
<td>9.1%</td>
<td>N/A</td>
<td>4.8%</td>
<td>N/A</td>
<td>2.7%</td>
<td>2.2%</td>
</tr>
<tr>
<td>HD2 @ 0dBm</td>
<td>-42.5****</td>
<td>-49</td>
<td>-49</td>
<td>-52</td>
<td>-50</td>
<td>-49.6</td>
</tr>
<tr>
<td># of ext. components</td>
<td>2</td>
<td>0</td>
<td>N/A</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

*With 0.7V PA power supply **Estimated from PA efficiency***

***Estimated from die photo for only TX ****Measured with off chip matching network

![PA efficiency versus output power with different power supplies.](image)
can benefit from advances in technology scaling with better switches. The efficiency of this kind of PA is related to the ratio of the loading impedance and on-resistance of the driving transistor minus the power of the harmonics, thus, it is more versatile in matching schemes to achieve the highest efficiency at a targeted output power based on application emphasis. For example, higher loading impedance results in a low maximum output power but helps with efficiency in low output power levels. Different from the typical SCDPA design [31], where series capacitors are within each PA cell, this design utilizes a shared capacitor bank to prevent extra output power loss due to the grounded capacitors in the off PA cells. As shown in Fig. 9, the SCDPA is thermometer coded with 8-bit cells and is matched and optimized for the highest efficiency for −10 dBm operation, which is sufficient for 2–3 m short range communication.

V. Measurement Result and Analysis

The proposed BLE transmitter is fabricated in 40-nm CMOS and the die photograph of the prototype chip is shown in Fig. 10. The core area of the TX is 0.0166 mm². The measurement results are shown as follows. Fig. 11 shows the measurement of the open loop (a) and closed loop (b) PN performance of the proposed ADPLL. When the RO is free running at 494 MHz, the PN at 1 MHz offset is −95 dBc/Hz and the EC output at around 2 GHz is −83 dBc/Hz, with the noise corner both at around 1 MHz. The PN of the ADPLL is shown in (b). It is locked at 600.5 MHz with a 37.5 MHz reference. The PLL bandwidth is around 5 MHz and the measured in-band PN of the oscillator and the EC output at 2.402 GHz are −96 and −85 dBc/Hz, respectively.

The PLL outputs are directly measured at 600 MHz shown in Fig. 12. The reference spur is −55 dBc and the fractional spur is −42.3 dBc, as shown in Fig. 12(a) and (b), respectively. As can be seen from the frequency vs time diagram in Fig. 12(c), due to the large bandwidth, the PLL locks within 400 ns after reset from a 70 MHz initial frequency offset.

Fig. 13 shows the SCDPA measurement showing the PA efficiency versus output power at different supply voltages. Using a 0.6-V power supply, the PA consumes 107 μW with a −19.2 dBm output power, yielding a 10.8% PA efficiency at the lower boundary of the BLE output power requirement. In its high-power mode with a 0.9-V supply, it can deliver −3.3 dBm, while consuming 1.2 mW with a 39% efficiency. The maximum efficiency of 41% is achieved at around −7.1 dBm (at 0.7 V) output power with a 476-μW PA power consumption. Due to the non-linear nature of the SCDPA, an external matching network is used to suppress TX harmonic emissions.

The TX spectrum is measured, while transmitting a repeated BLE packet. The spectrum output is compared using a 0.6-V supply between high-power mode with all 8 PA cells are turned on and low-power mode with only 1 PA cell is enabled. It can be seen in Fig. 14(a) that both cases meet the BLE spectrum mask. A comparison of FSK and GFSK at the PN limit region is shown in Fig. 14(b), showing that when operating at the PN limit region, FSK and GFSK basically have the same spectrum efficiency. This simplification in modulation could potentially help reduce the power consumption even
more for low-power applications such as self-powered sensors with power consumption as the primary concern and the targeted communication range is within 2–3 m. The measured frequency versus time for part of the BLE packets is also shown in Fig. 14(c). The eye diagram is plotted from the captured frequency domain signal. The PN from the RO-based design does degrade the eye performance, but as designed, both the symbol timing and \( 3\sigma \) IFV barely meet the BLE communication limit. The FSK error is 9.1% for this design, which can be expected from the 68-kHz frequency variation. The measured harmonic performance is shown in Fig. 15. With the off chip matching network, both HD2 and HD3 are smaller than \(-42 \, \text{dBm}\) with a 1.2-V PA power supply, which complies with BLE requirements.

The power breakdown is shown in Fig. 16. While working at the low-power mode with a 37.5 MHz off chip reference, the RO with the DAC bias network consumes 126 \( \mu \text{W} \), the PA consumes 107 \( \mu \text{W} \) and the PLL blocks with the edge combiner consumes 253 \( \mu \text{W} \). In the highest power mode with 0.9-V supply, the PA consumes 1.2 mW. The all-digital RO-based BLE TX consumes a total 486 \( \mu \text{W} \) and 1.6 mW in low-power and high-power mode. The comparison to the state of the art is shown in Table I. As the first reported RO-based BLE TX design, itcherishes certain benefits compared to the LCVCOC-based designs. With the RO, the TX is able to work at the BLE PN limit without extra power-noise penalty. The LO block is able to achieve a power consumption of less than 400 \( \mu \text{W} \) combined. This helps to enhance the TX efficiency regardless of the PA design. The core area is also considerably small with the RO implementation and can benefit even more with technology scaling, reducing the cost for massive IoT production. Yet for practicality, it is still better to leave some extra margin for the RO design according to the theory analysis in session II, since from the PLL measurement result, it can be seen that the PLL is at the edge of being unstable and the IFV is also a bit higher than the 65 kHz target.

Fig. 17 shows the wireless test setup. Here, the BLE TX is configured to transmit an iBeacon message, which is picked up by the iBeacon app, and shows the correct packet information.

VI. CONCLUSION

In this paper, a theory analysis for BLE PN requirement has been studied. Instantaneous frequency variation of the local oscillator due to PN under different circumstances is used as the link between system level specifications in BLE transmitter to circuit level design choices for the LO. A PN limit is derived as the design baseline too. To verify the analysis, an all-digital RO-based BLE TX is designed and measured. The key techniques to reduce the power consumption while maintaining the performance are: 1) a wideband ADPLL featuring an quarter RF frequency RO, with an embedded 5-bit TDC; 2) a 4X frequency edge combiner to generate the 2.4 GHz signal; and 3) an SCF design optimized for high efficiency at low transmit power levels. The measurement results show excellent agreement between theory analysis and circuit design, and proving RO is feasible for BLE TX design with low power.

The transmitter consumes 486 \( \mu \text{W} \) in low-power mode, while talking to a phone and is extremely low cost due to the implementation with RO. Moreover, because of the all-digital nature of this design, it can further benefit from technology scaling.

REFERENCES


Xing Chen (S’16) received the B.S. degree from the Beijing Institute of Technology, Beijing, China, in 2013, and the M.S. degree from the University of Michigan, Ann Arbor, MI, USA, in 2015, where he is currently pursuing the Ph.D. degree.

In 2018, he joined Qualcomm, San Diego, CA, USA, as an RFIC Design Intern, where he was developing frequency synthesizers for 5G applications. He also held internship positions at Pskick, Inc., Charlottesville, VA, USA, in 2017 and Carnegie Mellon University, Pittsburgh, PA, USA, in 2014. His research interests include analog/mixed signal IC design, all digital frequency synthesizers for wireless communications, and energy efficient RF transceivers.

Jacob Breiholz received the B.S. degree in electrical engineering from the University of Virginia, Charlottesville, VA, USA, in 2015, where he is currently pursuing the Ph.D. degree in electrical engineering with RLP-VLSI Group.

He joined the RLP-VLSI Group, Charlottesville, VA, USA, in 2015. His research interests include ultra-low power digital integrated circuit design and self-powered system-on-chip design for Internet of Things-based applications.

Farah B. Yahya received the B.E. and M.E. degrees in electrical and computer engineering from the American University of Beirut, Beirut, Lebanon, in 2008 and 2011, the Ph.D. degree with the University of Virginia, Charlottesville, VA, USA, in 2017. From 2007 to 2012, she was an Embedded Software Engineer at S. & A. S. Ltd, Beirut. She was an Intern at Intel in 2012 and at ARM in 2014, where she researched volatile and non-volatile memories. Since 2017, she is a Senior Design Engineer with Pskick, Charlottesville, VA, USA, where she works on battery-less SoC architecture and physical design. Her research interests include ultra-low-power circuits design for battery-less SoCs, emerging memories, and ultra-low-power SRAM design.
Christopher J. Lukas received the B.S. degree in computer engineering from the University of Pittsburgh, Pittsburgh, PA, USA, in 2013, and the Ph.D. degree in electrical engineering from the University of Virginia, Charlottesville, VA, USA, in 2017. He was with the University of Virginia, where his research included wired signaling for SoCs and systems in package. SoC design and architecture, and SoC test, all targeting the ultra-low-power application space. In 2015, he joined Nvidia, Santa Clara, CA, USA, as a Research Scientist Intern, where he developed on-chip, high speed, and energy efficient signaling circuits. He is currently a Senior Design Engineer with PsiKick, Charlottesville, VA, USA, where he works on SoC architecture, physical design, and chip integration for self-powered sensing platforms.

Hun-Seok Kim (S’10–M’11) received the B.S. degree in electrical engineering from Seoul National University, Seoul, South Korea, and the M.S. and Ph.D. degrees in electrical engineering from the University of California, Los Angeles (UCLA), Los Angeles, CA, USA.

He was a Technical Staff Member at Texas Instruments, Dallas, TX, USA, from 2010 to 2014. He is currently an Assistant Professor with the University of Michigan, Ann Arbor, MI, USA. His research focuses on system analysis, novel algorithms, and efficient VLSI architectures for low-power/high-performance wireless communication, signal processing, computer vision, and machine learning systems.

Dr. Kim was a recipient of the 2018 Defense Advanced Research Projects Agency Young Faculty Award. He is serving as an Associate Editor of the IEEE TRANSACTIONS ON GREEN COMMUNICATIONS AND NETWORKING and the IEEE SOLID STATE CIRCUITS LETTERS.

Benton H. Calhoun (S’02–M’05–SM’12) received the B.S. degree from the University of Virginia, Charlottesville, VA, USA, in 1999, and the S.M. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2002 and 2006, respectively.

He is currently a Professor with the Electrical and Computer Engineering Department, University of Virginia. He is also a Campus Director and a Technical Thrust Leader with the NSF Nanosystems Engineering Research Center, Advanced Self-Powered Systems of Integrated Sensors and Technologies. His research interests include body area sensor nodes, wireless sensor networks, low-power digital circuit design, sub-threshold digital circuits, sub-threshold FPGAs, SRAM design for end-of-the-roadmap silicon, power delivery circuits and architectures, variation tolerant circuit design methodologies, and low-energy electronics for medical applications. He has co-authored the book Subthreshold Design for Ultra Low-Power Systems (Springer, 2006) and authored the book Design Principles for Digital CMOS Integrated Circuit Design (NTS Press, 2012).

David D. Wentzloff (S’02–M’07–SM’17) received the B.S.E. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 1999, and the S.M. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2002 and 2007, respectively.

Since 2007, he has been with the University of Michigan, where he is currently an Associate Professor of electrical engineering and computer science. His research focuses on RF integrated circuits, with an emphasis on ultra-low power design. In 2012, he co-founded PsiKick, Charlottesville, VA, USA.

Dr. Wentzloff is a senior member of the IEEE Circuits and Systems Society, the IEEE Microwave Theory and Techniques Society, the IEEE Solid-State Circuits Society, and the Tau Beta Pi. He was a recipient of the 2009 DARPA Young Faculty Award, the 2009–2010 Eta Kappa Nu Professor of the Year Award, the 2011 DAC/ISSCC Student Design Contest Award, the 2012 IEEE Subthreshold Microelectronics Conference Best Paper Award, the 2012 NSF CAREER Award, the 2014 ISSCC Outstanding Forum Presenter Award, the 2014–2015 Eta Kappa Nu ECE Professor of the Year Award, the 2014–2015 EECS Outstanding Achievement Award, and the 2015 Joel and Ruth Spira Excellence in Teaching Award. He served on the Technical Program Committee for the ICUWB 2008–2010, the ISLPED 2011–2015, the S3S 2013–2014, and the RFIC 2013–2015, and as a Guest Editor for the IEEE T-MTT, the IEEE Communications Magazine, and the Elsevier Journal of Signal Processing: Image Communication.