Circuit and System Designs of Ultra-Low Power Sensor Nodes With Illustration in a Miniaturized GNSS Logger for Position Tracking: Part I—Analog Circuit Techniques

Taekwang Jang, Student Member, IEEE, Gyouho Kim, Member, IEEE, Benjamin Kempke, Michael B. Henry, Nikolaos Chiotellis, Carl Pfeiffer, Member, IEEE, Dongkwun Kim, Yejoong Kim, Member, IEEE, Zhiyoong Foo, Hycongseok Kim, Anthony Grbic, Fellow, IEEE, Dennis Sylvester, Fellow, IEEE, Hun-Seok Kim, Member, IEEE, David D. Wentzloff, Member, IEEE, and David Blaauw, Fellow, IEEE

Abstract—This paper, split into Parts I and II, reviews recent innovations in circuit design that have accelerated the miniaturization of sensor nodes. Design techniques for key building blocks, such as sensor interfaces, timing reference, data communication, energy harvesting, and power management are reviewed. In particular, Part I introduces analog circuit techniques and sensor interfaces for miniaturized sensor nodes. The energy budget of such system is highly restricted due to the small battery volume. Therefore, ultra-low power design techniques are critical enablers and are reviewed. Design techniques for compact monolithic integration are also discussed.

Index Terms—Internet of Things, IoT, sensor node, ultra-low power, wireless sensor node, GNSS.

I. INTRODUCTION

MINIATURIZATION and interactive communication are the two main topics that dominate the recent research in the internet-of-things (IoT) [1]–[11]. The high demand for continuous monitoring of environmental and bio-medical information has accelerated sensor technologies as well as circuit innovations. Simultaneously, the advances in communication methods and the wide spread use of cellular and local data links enable the networking of sensor nodes. This potential improvement in machine service for humans could trigger the commercial development of a sensor node with platforms that collect, process and transmit widely spread environmental and bio-medical data.

In the history of computing platforms, from mainframes in the 1950s to workstations in the 1960s, personal computers in the 1980s, laptops in the 1990s and now the current smart phones, one of the most evident trends is the increasing convenience and frequency of access by humans who utilize the computing platform. Miniaturization of the computer is an important factor in this trend, lowering cost, reducing the required space and providing mobility. However, the need for physical access with an interfacing component like a screen, buttons or a touch surface limits its form factor and therefore inhibits further miniaturization.

On the other hand, the next generation of computing platforms, which is the IoT, increases proximity to the source of the information rather than to humans, allowing much more aggressive miniaturization.

The key technology of miniaturization has been process scaling, which has reduced the silicon area, increased computational capability and lowered power consumption. However, leakage current of a device has continuously increased with the process scaling so that the latest deep-submicron technologies do not fit well on the mm-scale computing platforms that demand nano-watt levels of sleeping power. Therefore, advances in circuit level techniques are critical to realize networks of mm-scale IoT computing platforms.

Furthermore, a miniaturized form factor incurs a severely restricted energy budget [12], [13]. For instance the 0.92-mm³ Li thin-film battery introduced in [14] provides nearly 1/10⁶th the energy capacity of an alkaline AA battery. Therefore, the transition of the circuit design regime from milli-watt to nano-watt level is critical.

This paper, split into Parts I and II [1], reviews recent advances in circuit techniques in the implementation of the key building blocks for miniaturized sensor nodes. Part I of this work includes design challenges associated with sensor front-end circuits. In section II, circuit techniques for analog references and amplifiers are introduced. Section III includes system level discussions on capacitive sensor interfaces and bio-medical applications. As one of the key elements for saving sleep power of a miniaturized sensor node, ultra-low power timing references are reviewed in section IV. Part II of this work includes design challenges in data transceiver, energy harvester, power management unit and digital logic gates. Finally, Part II proposes a miniaturized (2.7 cm³) global
navigation satellite system (GNSS) logger as a proto-type design example.

II. ANALOG CIRCUIT TECHNIQUES

Due to the inherent energy constraints of wireless sensor nodes, reducing the power consumption of the main building blocks that make up such systems is critical. Efficient power management circuits, low-power energy harvesting circuits and communication protocols that minimize energy consumption are emphasized.

The energy budget of a sensor interface is highly limited due to the battery size, and most of the major building blocks need to consume sub-nano to micro watt amounts of power [2]–[4], [9], [15]–[17]. Thus innovative circuit techniques are required to reduce the power consumption of these mW-circuit designs by more than 10^4 times. In this section, useful circuit design techniques aimed at improving voltage reference, current reference and amplifier DC biasing are reviewed.

A. Voltage Reference

An accurate voltage reference that is insensitive to process, voltage and temperature (PVT) variations is required in many analog and mixed-mode circuits, such as those found in an amplifier or an analog-to-digital converter (ADC). However, conventional band-gap based voltage references consume more than 100 nW, making integration into an ultra-low power sensor node system difficult.

The sample-and-hold bandgap proposed in [18] can be a good solution to such problems. As shown in Fig. 1(a), the voltages of the bandgap reference are simply sampled at C1–C3 and maintained by occasionally enabling the bandgap. The bandgap is heavily duty-cycled so that the on-time of the bandgap is only 0.003% of the off-time. The major factor that determines the minimum duty-cycle is the leakage in the sample-and-hold circuits. The leakage of a sample-and-hold switch consists of the diode leakage of the source-to-body junction and the transistor off-leakage from the source to the drain. These two leakages are minimized by adopting a low power amplifier that biases the drain and body voltages to the source voltage when the sampling transistor is off as shown in Fig. 1(b). The proposed work consumes 2.98 nW, which is approximately a 250x reduction, while maintaining the accuracy of the output voltage under temperature and supply variations.

![Image](image-url)

Fig. 1. (a) A sample-and-hold bandgap circuit proposed in [18]. (b) Schematic of a sample-and-hold switch.

A CMOS-based voltage reference consuming less than 30 pW is proposed in [19]. This work uses two transistors of different sizes, M1 and M2, with the sizes shown in Fig. 2. The output voltage can be calculated by equalizing the current of the two transistors. The subthreshold current of a MOSFET can be calculated using the following equation:

\[
I_{sub} = \mu C_{ox} \frac{W}{L} (m-1) V_{T}^2 e^{\frac{V_{th1} - V_{th2}}{mV_{T}}} \left( 1 - e^{\frac{-V_{ds}}{mV_{T}}} \right) \tag{1}
\]

where \(\mu\), \(C_{ox}\), \(W\), \(L\), \(V_{T}\), \(V_{th1}\), \(V_{th2}\) and \(V_{ds}\) are the mobility, unit oxide capacitance, width of the transistor, thermal voltage, gate-to-source voltage, drain-to-source voltage and threshold voltage, respectively. The subthreshold slope factor, \(m\), is expressed as \(1 + C_{d}/C_{ox}\) where \(C_{d}\) is the unit depletion capacitance. There exist other sources of static current, such as the drain-induced barrier-lowering (DIBL) current of M1 and source-to-body junction leakage currents. However, they are typically negligible compared with the subthreshold current. Therefore, in this paper, they are ignored to simplify the solution and provide an intuitive understanding of the operation of the voltage reference. Assuming that \(V_{ds}\) is sufficiently greater than \(V_{T}\) so that \(\exp(-V_{ds}/V_{T})\) can be neglected, the currents though M1 (I1) and M2 (I2) are as follows:

\[
I_1 = \mu C_{ox1} \frac{W_1}{L_1} (m_1 - 1) V_{T}^2 e^{\frac{-V_{th1} - V_{ref}}{m_1 V_{T}}} \tag{2}
\]

\[
I_2 = \mu C_{ox2} \frac{W_2}{L_2} (m_2 - 1) V_{T}^2 e^{\frac{V_{ref} - V_{th2}}{m_2 V_{T}}} \tag{3}
\]

Equating (2) and (3) provides \(V_{ref}\) as a function of the process parameters as described by the following equation:

\[
\ln \left( \frac{\mu C_{ox1} W_1}{L_1} (m_1 - 1) \right) + \frac{-V_{th1} - V_{ref}}{m_1 V_{T}} = \ln \left( \frac{\mu C_{ox2} W_2}{L_2} (m_2 - 1) \right) + \frac{V_{ref} - V_{th2}}{m_2 V_{T}}
\]

\[
V_{ref} = \frac{m_1 V_{th2} - m_2 V_{th2}}{m_1 + m_2} + \frac{m_1 m_2}{m_1 + m_2} V_{T}
\]

\[
\ln \left( \frac{\mu C_{ox1} W_1}{L_1} (m_1 - 1) \right) + \frac{-V_{th1} - V_{ref}}{m_1 V_{T}} \times \ln \left( \frac{\mu C_{ox1} W_1}{L_1} (m_1 - 1) \right) \tag{4}
\]

Note that the output voltage, \(V_{ref}\), is dependent on the difference between the two threshold voltages and the ratio of the device parameters, making it insensitive to process variation.
The optimal device size for minimizing the temperature coefficient (TC) can be determined using the following equation:

\[
\frac{dV_{ref}}{dT} = 0 \rightarrow \left( \frac{W_1}{W_2} \right)_{opt} = \frac{\mu_2 C_{ox2} (m_2 - 1)/L_2}{\mu_1 C_{ox1} (m_1 - 1)/L_1} e^{\frac{q}{k} \frac{dV_{th2}}{dT} - \frac{dV_{th1}}{dT}}
\]

(5)

Note that (4) and (5) are slightly different and corrected versions of equations (3) and (4) in [19].

B. Current Reference

The bias current of an amplifier determines its bandwidth. If the bias current is lower than its target, the signal bandwidth is reduced, causing gain attenuation at high frequency. On the other hand, if the current is too large, the noise integration range of the signal is increased unless an accurate filter insensitive to PVT variation is added before the sampling. If the amplifier noise is the dominant noise source, the thermal noise reduction and the noise bandwidth increase cancel each other out; thus, the output noise rarely depends on the bias current. However, if the major noise source is the input of the amplifier, an increase in the noise integration range causes a lower signal-to-noise ratio at the output. Energy waste due to the high bias current is another side effect of high bias current. In addition, changing the pole locations can impair the feedback stability of the amplifiers. Therefore, stable bias current generation, insensitive to environmental change, is required.

A current reference is usually implemented using a resistor. Fig. 3 shows conventional methods used to generate a current reference for a constant-g\(_m\) and a current reference using the combination of a voltage reference and a resistor. The challenge of such an implementation in ultra-low power sensor nodes is the size of the resistor. Due to power limitations, sensor nodes demand a sub-nA current reference. Thus > 100 M\(\Omega\) is required in order to implement such low current using conventional approaches, which is highly impractical because of the size of the resistor.

Reference [20] proposes a 20-pA resistor-less current reference circuit using a threshold voltage cancellation scheme. A complementary to absolute temperature (CTAT) voltage generator using a diode stack of transistors produces a gate voltage of a subthreshold transistor and compensates for the temperature dependence of the threshold voltage as shown in Fig. 4. The supply voltage of the CTAT circuit is generated with a 2T voltage [19], and its supply dependence is minimized. The output stage is designed with a stack of NMOS transistors to improve the load sensitivity of the output current. The quiescent power consumption of this current reference is 23 pW, which is suitable for low power applications.

Nevertheless, the aforementioned technique relies on precise coefficient matching between the CTAT generator and the NMOS threshold voltage, which is difficult to achieve without multi-temperature trimming. An ultra-low power current reference replacing a resistor with a switched capacitor is introduced in [21]. A voltage reference can be implemented in sub-nW power consumption conditions [19]. If stable frequency is available in the sensor node, a stable current reference can be generated by regulating a switched capacitor with a reference voltage as shown in Fig. 5; its output current is \(C_{sw} V_{ref} F_{sw}\). Note that the area occupied by the capacitor is proportional to the output current, making it advantageous for the generation a sub-nW current reference. The voltage ripple generated by the switching operation of the capacitor can be attenuated by the parallel capacitance, \(C_d\), and is further reduced by sampling the mirroring voltage, \(V_p\), with the switching clock or with R-C filtering using a pseudo-resistor. Typically \(C_d\) needs to be at least 10 times larger than \(C_{sw}\) to sufficiently lower the voltage ripple caused by the switching operation [21].

C. Resistance Boosting

Often a sensor node measures slowly varying signals, such as voice, pressure or neural signals. Its analog front-end demands time constants of a filter or amplifier that are an order of magnitude larger than the signal changing rate in such cases. A pseudo-resistor, introduced in [22], has been widely adopted...
to generate very low frequency poles and zeros for low-pass filtering, ac coupling, common mode feedback and amplifier biasing as shown in Fig. 6 [17], [23]–[26]. A pseudo-resistor can provide a very large resistance with a series of turned-off transistors that occupies only a few micrometer squares. Despite the efficient use of area, the resistance is highly dependent on environmental changes such as temperature and process variations, which makes widespread use of this approach difficult. For instance, in the amplifier biasing circuit shown in Fig. 6(d), the small resistance of the pseudo-resistor at high temperatures increases the low cut-off frequency, which may even reach the signal bandwidth thereby causing signal attenuation. Furthermore, the current through the resistor is not negligible in such cases, resulting in signal distortion convoluted by the non-linearity of the pseudo-resistor. High resistance also causes side effects such as an increased settling time defined as the time constant of the pseudo-resistance and the parallel capacitance. Sometimes, the resistance is comparable to or even greater than the equivalent resistance of gate and metal-insulator-metal (MIM) capacitors caused by the leakage current due to tunneling, resulting in a shift of the DC operating point.

Adaptive biasing on the gate voltages of the pseudo-resistance has been proposed to improve the robustness of the pseudo-resistance [26]–[28]. The gate voltages of the pseudo-resistances are generated by a bias current combined with a replica transistor to define the impedance of the pseudo-resistor. In such approaches, however, the $V_{gs}$ of the turn-off transistor in the pseudo-resistor varies according to the output voltage, and therefore the linearity becomes worse.

The duty-cycled resistor introduced in [29]–[31] is a viable option for achieving an accurate and linear resistance. Assuming that the switching frequency of a resistor is faster than the frequency of interest, a resistance, usually implemented with poly-silicon or N-well, is boosted by the factor of the duty cycle. Reference [31] and [30] implemented stable 256 MΩ and 20 GΩ for bias current generation and amplifier biasing, respectively, using on-chip poly-resistors.

A switched capacitor can also provide a large impedance with a small area [32], [33]. The resistance of a switched capacitor is $1/C_{SW}F_{SW}$, as discussed in Section II-B. Therefore, a smaller capacitance and switching frequency, which are advantageous to implement with a smaller area and low power, offer greater resistance. Reference [33] demonstrates a series-parallel charge-sharing technique during the capacitance switching operation that further boosts the equivalence resistance.

$$NEF = \frac{V_{rms,in}}{\sqrt{\frac{2I_{tot}}{\pi \cdot V_T \cdot 4kT \cdot BW}}}$$

where $V_{rms,in}$, $I_{tot}$, $V_T$, $k$, $T$ and $BW$ are the root-mean-square of input referred noise voltage, total amplifier current, thermal voltage, Boltzmann’s constant, temperature and noise integration bandwidth, respectively. NEF indicates the amount of current dissipation required to accomplish an input-referred noise specification. As the noise spectral density at the input of the transistor can be calculated by $4kT/gm$, the maximization of the transconductance is critical. In this respect, an amplifier using transistors in subthreshold mode is advantageous. The transconductance, $gm$, of a transistor is dependent on $V_{gs}$ in strong inversion

$$Strong\ \text{inversion:}\ gm = \frac{2I_{DS}}{V_{gs} - V_{th}}$$

and is maximized when a transistor is in weak inversion [43]

$$Weak\ \text{inversion:}\ gm = \frac{I_{DS}}{mV_T}$$

Where $m$ is $1 + C_d/C_{ox}$ and $C_d$ and $C_{ox}$ are depletion and oxide capacitances, respectively.

A current reuse scheme that further improves the transconductance is proposed in [44], and a differential version [45] is shown in Fig. 7. In this scheme, the input voltages are connected to both nmos and pmos differential pairs whose
current is shared, so that the devices are connected in parallel from an input signal’s perspective. Since the transconductance is increased to $g_{mn} + g_{mp}$ while the current remains constant, the input referred voltage noise can be reduced compared to the single-input-pair implementation. This architecture has been widely adopted in instrumentation amplifiers targeting low NEF.

Reference [25] proposes a multi-chopper amplifier that utilizes the excessive bandwidth to reduce the NEF. As noted in the previous paragraph, the current of the amplifier is sufficiently large to reduce the input referred noise, causing excessive bandwidth at the output. This work mixes the input signal to the unused bandwidth using $f_1$ and $f_2$ and then reconstructs the signal at the output as shown in Fig. 8. This work achieved the lowest NEF of 1.38.

### III. Sensor Interfaces

#### A. Capacitive Sensor Interface

To implement an ultra-low power sensor node, it is important to reduce the power consumption of the sensor itself. Capacitive sensors are suitable in this respect because the capacitive sensors do not consume static current [34]. Many papers have been published utilizing low power capacitive sensors to monitor parameters such as pressure [16], humidity [35], acceleration [36] and displacement [46].

One of the key challenges of such capacitive sensors is the dynamic range of the signal [35], [46]–[50]. The sensors provide up to tens of pF of base capacitance but require aF accuracy to precisely read out the information. Therefore, the delta-sigma modulation method is advantageous for high accuracy applications [35], [46]. However such an approach requires relatively high power consumption. Fig. 9 shows a recently published incremental $\Sigma \Delta$ CDC with zoom-in 9 bit asynchronous successive approximation (SAR) [49]. The energy efficiency of the CDC is improved by lowering the oversampling ratio (OSR) through the pre-calibration of the capacitance range using 9 bit SAR operating with a capacitive digital-to-analog converter (CDAC). Initially, the integrators are disabled, and the CDAC voltage is directly connected to the comparator to perform a SAR search of CDAC, as shown in Fig. 9(a). After the SAR phase, $\Sigma \Delta$ CDC is activated and generates a bit stream of the capacitor comparison result, as shown in Fig. 9(b). The detailed schematic of the CDC is shown in Fig. 9(c) and consists of two OTAs, one comparator, a 9-bit CDAC and switched capacitor circuits. This work includes the energy efficient dynamic element matching (DEM) method to improve the linearity of the 9-bit CDAC, and the common centroid layout of the capacitor further improves the linearity, as shown in Fig. 9(d). The performance of this work and the state-of-the-art CDCs are summarized in Table. I.

#### B. Bio-Signal Monitoring

Bio-signal monitoring SoCs represent one of the most prominent areas of circuit applications in the last decade. The development of bio-signal sensors for use in personal healthcare is expected to greatly improve the quality of human life and help with early detection of disease. For instance, real-time monitoring of electrocardiography (ECG) is an effective method for the diagnosis and study of heart disorders such as arrhythmia [17]. Neural signal monitoring from various regions of the brain enables the detection of neurological disorders such as epilepsy, schizophrenia, Alzheimer’s disease, Parkinson’s disease and autism [51].

Reference [52] proposed a non-invasive multi-sensor acquisition system with simultaneous ECG, bio-impedance (BIO-Z), galvanic skin response (GSR) and photoplethysmogram (PPG) monitoring. The multi-parameter recording provides a more accurate and reliable health assessment in a comfortable wearable device.

There has been high demand for technologies to enable simultaneous monitoring of a large number of neurons, and multi electrode neural recording is becoming standard practice [22], [33], [37], [40], [41], [53]–[61]. In this way, it is
possible to gather enough information from a specific part of
the brain related to motor planning and control, enabling direct
control of a robotic manipulator by cortical neurons.

The read-out circuits must be designed to consume ultra-low
power in order to avoid tissue damage caused by heat. Area is
another challenge of the read-out circuits. The read-out circuit
needs to provide sufficient immunity to the environmental
noise caused by the electrochemical behavior of its surroun-
dings, requiring a high power supply rejection ratio (PSRR)
and common mode rejection ratio (CMRR). The input referred
noise specification is also challenging. The peak spike voltage
of the action potential (AP) of a neuron is 50-500 μV
in the 0.1-700 kHz frequency range [62]. Therefore, 2-3
μVrms input referred noise is demanded for neural recoding read-
out circuits. The amplitude of the local field potential (LFP)
can be as high as 5 mV [63], but its ultra-low frequency
near sub-Hz makes it difficult to meet the noise specification
due to the large device flicker noise. Pseudo-resistors (section
II-C) are widely used to implement large time constants,
and the current reuse technique (section II-D) is useful for
minimizing power consumption while meeting a low noise
specification. Performance summary of the recently published
neural recording front-end circuits is presented in Table II.

C. Modular Design

Ultra-low power sensor nodes can be used in a wide
variety of applications, but the basic operation mechanisms are
similar, requiring common building blocks such as a wake-up
timer, RF or optical communication, an energy harvester and
a power management unit. Therefore, the modular design
of each functional block can reduce the development time,
verification overhead and manufacturing cost. Fig. 10 shows
millimeter-scale wireless sensor node designs for temperature
monitoring [2], pressure monitoring [16] and imaging [4]
developed based on a generic sensing platform [3].

IV. TIMING REFERENCE

The reduction of sleep power is critical to make a system
sustainable with limited harvested energy. Wake-up timers are
a key always-on building block that can dominate the sleep
power. Therefore, a wake-up timer must be designed with
a stringent power budget [21], [64]–[69]. A highly accurate
timing reference is also important if the sensor node is required
to maintain synchronization for peer-to-peer or asymmetric
communications. As an example, Fig. 11(a) shows a timing
diagram of two wireless sensor nodes that need to communi-
cate with each other. Each sensor node sleeps for an hour and
then wakes up for 100 ms to collect and process data. The data

<table>
<thead>
<tr>
<th>Method</th>
<th>Power (μW)</th>
<th>Input Range (pF)</th>
<th>Meas. Time (ms)</th>
<th>Resolution (Crms, aF)</th>
<th>SNR (dB)</th>
<th>FoM (gJ/step)</th>
<th>Area (mm²)</th>
<th>Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>[48] Y. He ISSCC 2015</td>
<td>14</td>
<td>2.5-75.3³</td>
<td>0.21</td>
<td>1443</td>
<td>65.57</td>
<td>1.87</td>
<td>0.05</td>
<td>0.16μm CMOS</td>
</tr>
<tr>
<td>[48] Ha, ISSCC 2014</td>
<td>0.16</td>
<td>8.4-11.6</td>
<td>4</td>
<td>6000</td>
<td>60.6</td>
<td>0.54±1.3³</td>
<td>0.49</td>
<td>0.18μm CMOS</td>
</tr>
<tr>
<td>[49] Oh, VLSI 2014</td>
<td>33.7</td>
<td>5.3-30.7</td>
<td>0.25</td>
<td>156</td>
<td>94.7</td>
<td>0.18</td>
<td>0.456</td>
<td>0.18μm CMOS</td>
</tr>
<tr>
<td>[16] Oh, ESSCIR 2014</td>
<td>0.11</td>
<td>0.54±1.06</td>
<td>6.4</td>
<td>-</td>
<td>44.2</td>
<td>5.3³</td>
<td>0.105</td>
<td>0.18μm CMOS</td>
</tr>
<tr>
<td>[35] Tan, JSSC 2013</td>
<td>10.3</td>
<td>8.4-11.6</td>
<td>0.8</td>
<td>70</td>
<td>68.4</td>
<td>3.8</td>
<td>0.28</td>
<td>0.16μm CMOS</td>
</tr>
<tr>
<td>[46] Xia, ISSCC 2012</td>
<td>14900</td>
<td>0.3±0.76</td>
<td>20</td>
<td>65</td>
<td>84.83</td>
<td>21</td>
<td>2.6</td>
<td>0.35μm CMOS</td>
</tr>
<tr>
<td>[50] Nizza, TCAS-I 2013</td>
<td>84</td>
<td></td>
<td></td>
<td>650</td>
<td>40.9</td>
<td>52</td>
<td></td>
<td>0.32μm CMOS</td>
</tr>
</tbody>
</table>

¹ SNR = 6.02 x ENOB + 1.76
² Composed of 8 subranges
³ FoM with one subrange

Fig. 10. Examples of mm-scale sensor nodes for (a) temperature, (b) pressure, and (c) image sensing.

Fig. 11. Timing diagrams of a wireless sensor node (a) without timing uncertainty (b) with timing uncertainty.
is transmitted every 4 hours. The power consumptions during sleep, active and radio modes are 10 nW, 10 uW and 2 mW, respectively. In this case study, the energy consumption in the sleep mode is the dominant factor, emphasizing the need for an ultra-low power wake-up timer. In contrast, the energy loss due to timing uncertainty is more pronounced with the presence of timing mismatch, as shown in Fig. 11(b). When the temperature coefficient is 50 ppm/°, and the temperature difference is 10°, the timing uncertainty is 500 ppm, which corresponds to 1.8 sec. This timing uncertainty causes significant energy loss for a sensor node that has to keep transmitting data until its peer responds.

A crystal oscillator is a viable option to achieve such aggressive power and accuracy specifications. Recently, a pulsed driver technique published for 32-kHz crystal oscillators reduced power consumption drastically, allowing crystal oscillators to provide an accurate frequency of less than 100 ppm across wide PVT variations while consuming only a few nano watts [70], [71]. However, crystal oscillators require an off-chip component, which is difficult to integrate in a millimeter-scale sensor node [64].

On-chip clock generation techniques are useful when the system may allow frequency uncertainty higher than 500 ppm. Fig. 12 shows the power consumption of recently published on-chip oscillators and their temperature coefficients. Gate leakage-based oscillators offer sub-nW power consumption. However, their oscillation frequencies can be as low as a few hertz, and the frequency uncertainty is very high (> 10,000 ppm). Relaxation oscillators using an R-C time constant generally offer moderate temperature coefficients of tens of ppm/° with nano watt to micro watt power consumption.

In this section, we will discuss recent developments in crystal and on-chip oscillators and discuss their advantages with respect to use in millimeter-scale wireless sensor nodes.

### A. Crystal Oscillator

Conventionally, a crystal resonator is driven by an inverter-based amplifier in series with a resistor. However, there are many sources of energy waste in such architectures. Most notably, the inverter consumes static power due to the sinusoidal input voltage. The series resistance also dissipates a significant amount of power due to the large voltage imposed on it. A current-starved driver is proposed to minimize the static power and eliminate the series resistor [72]. The limited oscillation amplitude achieved using the current-starved driver reduces the power consumption drastically, but power consumption remains higher than 27 nW [72], [73], which is too large for integration into recent millimeter-scale wireless sensor nodes consuming less than 10 nW during sleep mode [3], [74].

A pulsed driver for an ultra-low power crystal is proposed in [70] and [75]. Fig. 13 shows a simplified circuit diagram of the crystal oscillator. One of the crystal voltages, OSCIN, is amplified and delivered to a delay-locked loop (DLL). The DLL generates two narrow pulses that are located at the peaks

### TABLE II

**PERFORMANCE SUMMARY OF ANALOG FRONT-END CIRCUITS FOR NEURAL RECORDING APPLICATION**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply (V)</td>
<td>2.3</td>
<td>2</td>
<td>2.8</td>
<td>10.48</td>
<td>68</td>
<td>7.92</td>
<td>10</td>
</tr>
<tr>
<td>Recoding Signal</td>
<td>ECoG</td>
<td>AP + LFP</td>
<td>AP</td>
<td>AP + LFP</td>
<td>AP + LFP</td>
<td>AP</td>
<td>AP + LFP</td>
</tr>
<tr>
<td>Bandwidth (Hz)</td>
<td>500</td>
<td>1-5000</td>
<td>1-8200</td>
<td>0.5-6000</td>
<td>280-10600</td>
<td>10-7200</td>
<td>1-5000</td>
</tr>
<tr>
<td>Max Input Offset (mV)</td>
<td>100</td>
<td>40</td>
<td>220</td>
<td>-</td>
<td>15</td>
<td>5.7</td>
<td>-</td>
</tr>
<tr>
<td>Input referred Noise (µV)</td>
<td>1.3</td>
<td>2° - 7°</td>
<td>4.2</td>
<td>3.2° - 5.8°</td>
<td>2.2</td>
<td>3.5</td>
<td>5.1</td>
</tr>
<tr>
<td>Input Impedance (MΩ)</td>
<td>28</td>
<td>300</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>NFI</td>
<td>4.76</td>
<td>7° - 4.9°</td>
<td>2.93</td>
<td>2.72</td>
<td>4.5</td>
<td>3.35</td>
<td>4.4</td>
</tr>
<tr>
<td>PSRR (dB)</td>
<td>67</td>
<td>-</td>
<td>78</td>
<td>76</td>
<td>-</td>
<td>63.8</td>
<td>-</td>
</tr>
<tr>
<td>CMRR (dB)</td>
<td>88</td>
<td>-</td>
<td>80</td>
<td>60</td>
<td>-</td>
<td>70.1</td>
<td>78</td>
</tr>
<tr>
<td>THD (dB)</td>
<td>-</td>
<td>-74</td>
<td>1 (%)</td>
<td>1 (%)</td>
<td>-</td>
<td>1 (%)</td>
<td>-50</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>-</td>
<td>0.071</td>
<td>0.042</td>
<td>-</td>
<td>0.26</td>
<td>0.0625</td>
<td>-</td>
</tr>
<tr>
<td>Technology</td>
<td>0.065µm</td>
<td>0.04µm</td>
<td>0.065µm</td>
<td>0.18µm</td>
<td>0.13µm</td>
<td>0.18µm</td>
<td>0.13µm</td>
</tr>
</tbody>
</table>

1. Calculated from Fig. 24:14
2. Measured in LFP mode (1-200Hz)
3. Measured in AP mode (200-5000Hz)
4. Measured in AP mode (300-6000Hz)
5. Measured in LFP mode (0.5-200Hz)
Table III
Performance Summary of On-Chip Oscillators

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency (Hz)</td>
<td>3,000</td>
<td>11</td>
<td>18,500</td>
<td>33,000</td>
<td>70,400</td>
<td>100,000</td>
<td>0.37</td>
</tr>
<tr>
<td>TC (ppm/°C)</td>
<td>13.8</td>
<td>45</td>
<td>38.5</td>
<td>38.2</td>
<td>27.4</td>
<td>104.6</td>
<td>375 (312°)</td>
</tr>
<tr>
<td>Temperature Range</td>
<td>-25 to 85</td>
<td>-10 to 90</td>
<td>-40 to 90</td>
<td>-40 to 85</td>
<td>-40 to 90</td>
<td>-40 to 90</td>
<td>-20 to 60</td>
</tr>
<tr>
<td>Line Sensitivity (%/V)</td>
<td>0.48</td>
<td>1</td>
<td>1</td>
<td>0.09</td>
<td>0.5</td>
<td>9.4</td>
<td>490</td>
</tr>
<tr>
<td>Power (nW)</td>
<td>4.7</td>
<td>5.8</td>
<td>120</td>
<td>190</td>
<td>99.4</td>
<td>280</td>
<td>0.66</td>
</tr>
<tr>
<td>Energy/Cycle (pJ/Cycle)</td>
<td>1.6</td>
<td>527.27</td>
<td>6.49</td>
<td>5.76</td>
<td>1.41</td>
<td>2.8</td>
<td>1,738.8</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>0.5</td>
<td>0.24</td>
<td>0.032</td>
<td>0.015</td>
<td>0.26</td>
<td>0.12</td>
<td>0.015</td>
</tr>
<tr>
<td>Technology</td>
<td>0.18 μm</td>
<td>0.18 μm</td>
<td>0.065 μm</td>
<td>0.065 μm</td>
<td>0.18 μm</td>
<td>0.09 μm</td>
<td>0.13 μm</td>
</tr>
</tbody>
</table>

1 Calculated by (k_max-k_min)/k_avg × 100
2 With 10 point calibration using temperature sensor.

![Fig. 13. Block diagram of a pulse injection based crystal driver proposed in [70].](image)

of the crystal voltages, OSC_IN and OSC_DRV. Then, a level converter shifts those pulses to a higher magnitude, and M_P1 and M_N1 are driven by the pulses. There are several advantages provided by this architecture in terms of power consumption. First, the crystal amplitude is restricted to 180 mV, which reduces the power consumption of the crystal series resistance. Second, the static power consumption of the driver switches is very low because the transistors receive rectangular pulses, and only one of M_N1 and M_P1 is enabled so that the leakage current through each transistor is very small. Third, the driver switch is only enabled when OSC_DRV reaches its peak voltage. Therefore, the voltage across the driver switches is small, and most of the energy derived from the supply, E_VDD, is delivered to the crystal to regenerate the waveform. According to eq. (19) and Fig. 12 in [70], when the drivers are properly sized, approximately 90% of the energy is used to regenerate the waveform of the crystal, and only 10% is dissipated by the driver circuit. With the supplementary circuits of a DLL, amplifier, pulse generators and level converters, this work achieved 5.58 nW power consumption, which is a 4.8× reduction compared with prior works.

B. On-Chip Oscillator

Conventionally, on-chip oscillators are developed using a time constant provided by a monolithic resistance and capacitance pair as shown in Fig. 14(a). The frequency of the oscillator is dominated by the R-C time constant but still affected by the comparator, buffer and reset switch delay, all of which are known to be temperature-dependent. Therefore, the delay caused by the supplementary components needs to be negligible compared with the R-C delay, which consumes a substantial amount of power. Reference [65] introduces a constant charge subtraction method to eliminate the frequency dependency stemming from the comparator delay as shown in Fig. 14(b). A constant current, I_REF, generated by a temperature-compensated resistor is provided to an integration capacitor, C_INT. Instead of the conventional approach of fully discharging the capacitor, a constant amount of charge, V_SUB, is subtracted from C_INT when V_INT exceeds V_SUB. Therefore, the voltage drop by the charge subtraction operation is always V_REF × C/C_INT, and thus the time moment that V_INT crosses V_COMP is independent of the comparator delay. The output frequency is generated using a duty-cycled continuous time comparator. Reference [64] introduces a resistive frequency-locking method that eliminates the comparator as shown in Fig. 14(d).

![Fig. 14. (a) Conventional on-chip oscillators (b) An R-C oscillator using constant charge subtraction proposed in [63] (c) A timing diagram of the oscillator [64] (d) A resistive frequency-locking scheme proposed in [67].](image)
In this architecture the impedance of a switched capacitor is equalized to a temperature-compensated resistor by using a frequency-locked loop implemented with an ultra-low power amplifier. A wake-up timer that further reduces the power consumption using a frequency-locked loop and a duty-cycled resistor is proposed in [21].

The performances of recently published low power on-chip oscillators are summarized in Table-III.

C. Frequency Synthesis

A simple ring oscillator used as a frequency generator is acceptable in a processor despite the wide frequency variations observed in response to environmental changes. This observation is true because the throughput of a sensor node is determined by the sensor interface circuits rather than the processor speed. However, the change in the processor frequency results in increased energy consumed by the processor core because the active time is usually determined not by the workload of the processor core but by the sensor signal acquisition time. Therefore, the core frequency needs to be stabilized by locking it to an accurate wake-up timer.

A phase-locked loop (PLL) using a frequency reference generated by either a crystal or wake-up oscillator is a viable option to reduce the power overhead caused by excessive frequency. A charge-pump PLL, which is the most generic architecture for SoC clock generation, is not well suited for this purpose for several reasons. First, the VCO frequency tuning range is limited due to the low supply voltage. Many wireless sensor nodes operate with a supply voltage close to the MOS threshold voltage to reduce power consumption [76]. Under these conditions, the control voltage range is very limited because of the small charge pump output range resulting from the low supply voltage. Furthermore, the delay cells in the VCO operate in a subthreshold region in order to generate low frequencies, resulting in wide frequency variations depending on the temperature and process changes, thereby requiring an even larger control voltage range to compensate for the frequency change. Second, the size of the loop filter consumes a substantial amount of space. A sensor node wake-up timer typically generates only a few kHz to minimize its energy overhead during the sleep period. The loop bandwidth of a PLL should be smaller than one-tenth of the reference frequency [77] and result in either a very small charge pump current or a very large loop filter capacitance.

On the other hand, a digital PLL scales well to the lower loop bandwidth as its loop filter coefficients are represented as digital values. For example, a digital loop filter of an all-digital PLL receiving 32kHz reference clock [78] is implemented with 14-bit words and its area occupation is 7-to-56x smaller compared to the analog implementation mostly due to the absence of the analog loop filter ([78], Table-V). Also, the DCO frequency tuning range is less affected by the low supply voltage. In addition, the frequency tuning code of a digital PLL can be easily stored in memory and can be directly used when the system wakes up from sleep mode, reducing the lock time. Therefore, a digital PLL is better suited for the frequency synthesizers in miniaturized systems.

V. Conclusion

Miniaturized sensor nodes have applications in fields such as medicine, environmental monitoring and surveillance. Ultra-low power circuit techniques have emerged as critical tools to accelerate the miniaturization of sensor nodes due to the limited energy and power budget resulting from the small battery size and the harvester capability. In Part I of this two-part paper, we described key front-end circuits, including analog references, amplifiers and clock generators, of sensor nodes and their design challenges. Further, recently proposed ultra-low power circuit schemes to overcome such challenges and realize miniaturized sensor nodes are reviewed.

REFERENCES


N. Verma, A. Shoeb, J. Bohorquez, J. Dawson, J. Guttag, and C. M. Lopez et al.

M. S. Chae, W. Liu, and M. Sivaprakasam, “Design optimization for 2246 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 64, NO. 9, SEPTEMBER 2017


Taekwang Jang (S’06) received the B.S. and M.S. degrees in electrical engineering from KAIST, South Korea, in 2006 and 2008, respectively. He is currently pursuing the Ph.D. degree with the University of Michigan. In 2008, he joined Samsung Electronics Company Ltd., Giheung, South Korea, where he was involved in mixed signal circuit design, including analog and all-digital phase-locked loops for communication systems and mobile processors fabricated in 20 to 45 nm CMOS process. His research interests include clock generation, data converters, and ultralow-power system design. He was a co-recipient of the 2009 IEEE Circuits and Systems Society Guillemin-Cauer Best Paper Award.

Benjamin Kempke received the B.S.E. degree in computer engineering and the M.S.E. degree in computer science and engineering from the University of Michigan in 2009 and 2010, respectively, where he is currently pursuing the Ph.D. degree. Since 2011, he has been with the Department of Electrical and Computer Engineering, University of Michigan. His main areas of research interest include the design of low-power and high-accuracy indoor RF localization technologies.

Michael B. Henry received the B.S. and Ph.D. degrees in computer engineering from Virginia Tech in 2007 and 2011, respectively. He was a Visiting Scholar with the University of Michigan from 2012 to 2015. He is currently the CEO and Co-Founder of Mythic.

Nikolaos Chiotellis received the B.Sc. degree in electrical engineering from the National Technical University of Athens, Greece, in 2012, and the M.Sc. degree in applied electromagnetics and RF circuits from the University of Michigan in 2016. He is currently pursuing the Ph.D. degree. He has authored/co-authored three journal papers and three conference papers. His research interests include electromagnetics, metamaterials, metasurfaces, non-diffracting waves, and electrically small antennas for RF circuits. He was a finalist at the 2015 IEEE AP-S Student Paper Competition.

Carl Pfeiffer (S’08–M’15) received the B.S.E., M.S.E., and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2009, 2011, and 2015, respectively. In 2015, he became a Post-Doctoral Research Fellow with the University of Michigan. In 2016, he joined Defense Engineering Corporation as an Onsite Contractor with the Air Force Research Laboratory, Wright-Patterson Air Force Base, Greene County, OH, USA. His research interests include engineered electromagnetic structures (metamaterials, metasurfaces, and frequency selective surfaces), antennas, microwave circuits, plasmonics, optics, and analytical electromagnetics.

Gyounho Kim (M’09) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2009, 2011, and 2014, respectively. He is currently a Post-Doctoral Research Fellow. His research focuses on ultralow-power VLSI design for energy-constrained systems.
Yejoong Kim (S’08–M’15) received the bachelor’s degree in electrical engineering from Yonsei University, South Korea, in 2008, and the master’s and Ph.D. degrees from the University of Michigan, Ann Arbor, MI, USA, in 2012 and 2015, respectively, all in electrical engineering. He is currently a Research Fellow with the University of Michigan and a Vice President of Research and Development at CubeWorks, Inc. His research interests include subthreshold circuit designs, ultralow-power SRAM, and the design of millimeter-scale computing systems and sensor platforms.

Zhiyong Foo received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Michigan. His research includes low cost and low power VLSI circuit systems integration. He is currently heading CubeWorks Inc., a startup spun out of the University of Michigan commercializing ultralow power systems.

Hyojung Kim received the B.S.E. degree in electrical engineering from Korea Polytechnic University, Siheung, South Korea, in 2011, and the M.S.E. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2013, where he is currently pursuing the Ph.D. degree in electrical engineering.

In 2015, he was with the Portland Emerging Connectivity Laboratory, Intel, Hillsboro, OR, USA. His research focused on low-power integrated circuits for wireless communication in energy and volume constrained application.

Anthony Grbic (S’00–M’06–SM’14–F’16) received the B.A.Sc., M.A.Sc., and Ph.D. degrees in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 1998, 2000, and 2005, respectively. In 2006, he joined the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA, where he is currently an Associate Professor. His research interests include engineered electromagnetic structures (metamaterials, metasurfaces, electromagnetic band-gap materials, and frequency-selective surfaces), plasmonics, antennas, analytical electromagnetics/optics, microwave circuits, and wireless power transmission systems. He served as the Technical Program Co-Chair at the 2012 IEEE International Symposium on Antennas and Propagation and USNC-URSI National Radio Science Meeting (AP-S/USNC-URSI). He was an Associate Editor of the IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS from 2010 to 2015. He is currently the Vice Chair of AP-S Technical Activities, Trident Chapter, and the IEEE Southeastern Michigan Section. He will serve as a Topic Co-Chair of the 2016 AP-S/USNC-URSI. He was a recipient of the NSF Faculty Early Career Development Award in 2008, the Presidential Early Career Award for Scientists and Engineers in 2010, the Outstanding Young Engineer Award from the IEEE Microwave Theory and Techniques Society, the Henry Russel Award from the University of Michigan, and the Booker Fellowship from the United States National Committee of the International Union of Radio Science in 2011, the inaugural recipient of the Ernest and Bettine Kuh Distinguished Faculty Scholar Award from the Department of Electrical and Computer Science, University of Michigan, in 2012.

Dennis Sylvester (S’95–M’00–SM’04–F’11) received the Ph.D. degree in electrical engineering from the University of California at Berkeley (UC-Berkeley), Berkeley, CA, USA, where his dissertation was recognized with the David J. Sakrison Memorial Prize as the most outstanding research in the UC-Berkeley EIECS department. He is a Professor of Electrical Engineering and Computer Science with the University of Michigan, Ann Arbor, MI, USA, and the Director of the Michigan Integrated Circuits Laboratory, a group of ten faculty and 70+ graduate students. He has held research staff positions with the Advanced Technology Group of Synopsys, Mountain View, CA, Hewlett-Packard Laboratories in Palo Alto, CA, and visiting professorships with the National University of Singapore and Nanyang Technological University. He has authored or co-authored over 450 articles along with one book and several book chapters. He holds 34 U.S. patents. His research interests include the design of millimeter-scale computing systems and energy efficient near-threshold computing. He also serves as a consultant and technical advisory board member for electronic design automation and semiconductor firms in these areas. He co-founded Ambiq Micro, a fabless semiconductor company developing ultra-low power mixed-signal solutions for compact wireless devices.

Dr. Sylvester received the NSF CAREER Award, the BeatriceWinner Award at ISSCC, an IBM Faculty Award, an SRC Inventor Recognition Award, and ten best paper awards and nominations. He was named one of the Top Contributing Authors at ISSCC and was awarded the University of Michigan Henry Russel Award for distinguished scholarship. He serves on the Technical Program Committee of the IEEE International Solid-State Circuits Conference and previously served on the executive committee of the ACM/IEEE Design Automation Conference. He has served as Associate Editor of the IEEE TRANSACTIONS ON CAD and the IEEE TRANSACTIONS ON VLSI SYSTEMS and a Guest Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II.

Hun-Seok Kim (S’10–M’11) received the B.S. degree from Seoul National University, South Korea, and the M.S. and Ph.D. degrees from the University of California at Los Angeles (UCLA), Los Angeles, CA, USA, all in electrical engineering. He currently holds nine granted patents and has over ten pending applications in the areas of digital communication, signal processing, and low-power integrated circuits. He is currently an Assistant Professor with the University of Michigan, Ann Arbor, MI, USA. His research interests include algorithms and VLSI architectures for low-power / high-performance signal processing, wireless communication, computer vision, and machine learning systems. Before joining the University of Michigan, he was a Technical Staff Member with Texas Instruments Inc., from 2010 to 2014, while serving as an industry liaison for multiple university projects funded by the Semiconductor Research Corporation and Texas Instruments Inc. He was a recipient of multiple fellowships from the Ministry of Information and Telecommunication (South Korea), Seoul National University, and UCLA.
David D. Wentzloff (S’02–M’07) received the B.S.E. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 1999, and the S.M. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2002 and 2007, respectively. Since 2007, he has been with the University of Michigan, where he is currently an Associate Professor of Electrical Engineering and Computer Science. His research focuses on RF integrated circuits, with an emphasis on ultra-low power design. In 2012, he co-founded PsiKick, a fabless semiconductor company developing ultra-low power wireless SoCs.

Dr. Wentzloff was a recipient of the 2009 DARPA Young Faculty Award, the 2009–2010Eta Kappa Nu Professor of the Year Award, the 2011 DAC/ISSCC Student Design Contest Award, the 2012 IEEE Subthreshold Microelectronics Conference Best Paper Award, the 2012 NSF CAREER Award, the 2014 ISSCC Outstanding Forum Presenter Award, the 2014–2015 Eta Kappa Nu ECE Professor of the Year Award, the 2014–2015 ECECS Outstanding Achievement Award, and the 2015 Joel and Ruth Spira Excellence in Teaching Award. He has served on the Technical Program Committee for ICUWB 2008–2010, ISLPED 2011–2015, S3S 2013–2015, and RFIC 2013–2015, and as a Guest Editor of the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, the IEEE Communications Magazine, and Signal Processing: Image Communication. He is a member of the IEEE Circuits and Systems Society, the IEEE Microwave Theory and Techniques Society, the IEEE Solid-State Circuits Society, and Tau Beta Pi.

David Blaauw (M’94–SM’07–F’12) received the B.S. degree in physics and computer science from Duke University in 1986, and the Ph.D. degree in computer science from the University of Illinois at Urbana-Champaign in 1991. Until 2001, he was with Motorola, Inc., Austin, TX, USA, where he was the Manager of the High Performance Design Technology Group and won the Motorola Innovation Award. Since 2001, he has been on the faculty of the University of Michigan, where he is currently a Professor. He has authored or co-authored over 500 papers, has received numerous best paper awards and nominations, and holds 60 patents. His research has a threefold focus. He has investigated adaptive computing to reduce margins and improve energy efficiency using a new approach he pioneered, called Razor, for which he received the Richard Newton GSRC Industrial Impact Award and the IEEE Micro Annual Top-Picks Award. He has extensive research in ultraslow-power computing using subthreshold computing and analog circuits for millimeter sensor systems and for high-end servers, his research group and collaborators introduced so-called near-threshold computing, which has become a common concept in semiconductor design. This work led to a complete sensor node design with record low power consumption, which was selected by the MIT Technology Review as one of the year’s most significant innovations. Most recently, he has pursued research in cognitive computing using analog, in-memory neural networks. He was the General Chair at the IEEE International Symposium on Low Power, the Technical Program Chair at the ACM/IEEE Design Automation Conference, and serves on the IEEE International Solid-State Circuits Conference’s Technical Program Committee. He has received the 2016 SIA-SRC Faculty Award for lifetime research contributions to the U.S. semiconductor industry.